1,575
edits
Changes
no edit summary
-----
<br />
# Create an a standard EDK project and add .# Add an XPS_MCH_EMC Core. In this case, I have named it Flash_Mem.
## Open the Properties sheet, navigate to the User tab and ensure that the Common properties match those shown below.
##*: [[File:Xps_mch_emc-prop-user-common.png]]## Now ensure that the Bank 0 properties match those shown below.##: [[File:Xps_mch_emc-prop-user-bank0.png]]## Leave all other Properties as they are. Most are ignored.# Add a UTIL_BUS_SPLIT Core. In this case I have named it Flash_A_Bus_Split. Ensure that the properties match those shown below.#:: [[File:Util_bus_split-prop-user-all.png]]# Add an XPS_GPIO Core. In this case I have called it Flash_Rdy.## Open the Properties sheet, navigate to the User tab and ensure that the Common properties match those shown below.##: [[File:Xps_gpio-prop-user-common.png]]## Now ensure that the Channel 1 properties match those shown below.##: [[File:Xps_gpio-prop-user-channel1.png]]# Create the following External Ports## Flash_RPN_pin, O## Flash_CEN_pin, O## Flash_OEN_pin, O## Flash_WEN_pin, O## Flash_DQ_pin, IO, [0:31]## Flash_A_pin, O, [9:29]## Flash_Rdy_pin, I# Create the following connections between the 3 Cores we just created.## Connect Flash_Mem/Mem_A to Flash_A_Bus_Split/Sig## Connect
[[Category:VHDL]]
[[Category:Microblaze]]
[[Category:EDK]]
